


Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT			Complete if Known	
Date Submitted: August 13, 2001 <i>(use as many sheets as necessary)</i>			Application Number	
			Filing Date	
			First Named Inventor	
			Group Art Unit	
			Examiner Name	
Sheet 1 of 3			Attorney Docket Number 035905/0104	

11000 U.S. PTO
 09/27/03
 08/13/01

U.S. PATENT DOCUMENTS						
Examiner Initials*	Cite No. ¹	U.S. Patent Document		Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number	Kind Code ² (if known)			
	A1	5,966,603		Eitan	10/12/1999	
	A2	6,028,326		Uochi et al.	2/22/2000	
	A3	6,066,547		Maekawa	5/23/2000	
	A4	6,072,193		Ohnuma et al.	6/6/2000	
	A5	6,137,718		Reisinger	10/24/2000	
	A6	5,768,192		Eitan	6/16/1998	
	A7	6,185,122	B1	Johnson et al.	2/6/2001	
	A8	4,646,266		Ovshinsky et al.	2/24/1987	
	A9	6,034,882		Johnson et al.	3/7/2000	
	A10	5,835,396		Zhang	11/10/1998	
	A11	5,825,046		Czubatyj et al.	10/20/1998	
	A12	6,075,719		Lowrey et al.	6/13/2000	
	A13	6,087,674		Ovshinsky et al.	7/11/2000	
	A14	6,141,241		Ovshinsky et al.	10/31/2000	
	A15	4,692,994		Moniwa et al.	9/15/1987	
	A16	4,686,758		Liu et al.	8/18/1987	
	A17	5,379,255		Shah	1/3/1995	
	A18	5,468,663		Bertin et al.	11/21/1995	
	A19	5,306,935		Esquivel et al.	4/26/1994	
	A20	5,321,286		Koyama et al.	6/14/1994	
	A21	5,191,551		Inoue	3/2/1993	
	A22	5,517,044		Koyama	5/14/1996	

FOREIGN PATENT DOCUMENTS								
Examiner Initials*	Cite No. ¹	Foreign Patent Document			Name of Patentee or Applicant of Cited Documents	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T ⁶
		Office ³	Number ⁴	Kind Code ⁵ (if known)				
	A23	EP	0387834			9/19/1990		
	A24	JP	6-338602			12/6/1994		
	A25	JP	5-082787			4/2/1993		

Examiner Signature	Date Considered	5/27/03
--------------------	-----------------	---------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.


¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO		Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT		Application Number	
		Filing Date	
		First Named Inventor	Thomas H. LEE et al.
		Group Art Unit	
		Examiner Name	
Date Submitted: August 13, 2001 (use as many sheets as necessary)		Attorney Docket Number	035905/0104
Sheet	2	of	3



OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ⁶
	A26	C. HAYZELDEN et al.: "Silicide Formation and Silicide-Mediated Crystallization of Nickel-Implanted Amorphous Silicon Thin Films," J. Appl. Phys., June 15, 1993, pgs.8279-8289, 73 (12), 1993 American Institute of Physics	
	A27	DAVID BURNETT et al.: "An Advanced Flash Memory Technology on SOI," 1998, pgs. 983-986, IEEE	
	A28	A. CHATTERJEE et al.: "Sub-100nm Gate Length Metal Gate NMOS Transistors Fabricated by a Replacement Gate Process," 1997, pgs. 821-824, IEEE	
	A29	A. CHATTERJEE et al.: "CMOS Metal Replacement Gate Transistors Using Tantalum Pentoxide Gate Insulator," 1998, pgs. 777-780, IEEE	
	A30	DAVID K. Y. LIU et al.: "Scaled Dielectric Antifuse Structure for Field-Programmable Gate Array Applications," IEEE Electron Device Letters, April 1991, pgs. 151-153, Vol. 12, No. 4, IEEE	
	A31	SINGH JAGAR et al.: "Characterization of MOSFET's Fabricated on Large-Grain Polysilicon on Insulator," Solid-State Electronics 45, 2001, pgs. 743-749, Elsevier Science Ltd.	
	A32	ZHONGHE JIN et al.: "The Effects of Extended Heat Treatment on Ni Induced Lateral Crystallization of Amorphous Silicon Thin Films," IEEE Transactions on Electron Devices, Vol. 46, No. 1, January 1999, pgs. 78-82, IEEE	
	A33	A. SATO. Et al. "A 0.5-μm EEPROM Cell Using Poly-Si TFT Technology," IEEE Transactions on Electron Devices, Vol. 40, No. 11, November 1993, pg. 2126	
	A34	VIVEK SUBRAMANIAN et al.: "High-Performance Germanium-Seeded Laterally Crystallized TFT's for Vertical Device Integration," IEEE Transactions on Electron Devices, Vol. 45, No. 9, September 1998, pgs. 1934-1939, IEEE	
	A35	VIVEK SUBRAMANIAN et al. "Low-Leakage Germanium-Seeded Laterally-Crystallized Single-Grain 100-nm TFT's for Vertical Integration Applications," IEEE Electron Device Letters, Vol. 20, No. 7, July 1999, pgs. 341-343, IEEE	
	A36	K.S. KIM et al.: "A Novel Dual String NOR (DuSNOR) Memory Cell Technology Scalable to the 256 Mbit and 1 Gbit Flash Memories," IEDM, 1995, pgs. 263-266, IEEE	
	A37	BOAZ EITAN et al.: "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell," IEEE Electron Device Letters, Vol. 21, No. 11, November 2000, pgs. 543-545, IEEE	
	A38	MARVIN H. WHITE et al.: "A Low Voltage SONOS Nonvolatile Semiconductor Memory Technology," IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part A., Vol. 20, No. 2, June 1997, pgs. 190-195, IEEE	
	A39	MIN-HWA CHI et al.: "Programming and Erase with Floating-Body for High Density Low Voltage Flash EEPROM Fabricated on SOI Wafers," Proceedings 1995 IEEE International SOI Conference, Oct. 1995, pgs. 129-130,	

Examiner Signature		Date Considered	5/27/03
--------------------	--	-----------------	---------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ²See attached Kinds of U.S. Patent Documents. ³Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.












⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶Applicant is to place a check mark here if English language Translation is attached.


Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO		Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT		Application Number	
		Filing Date	
		First Named Inventor	Thomas H. LEE et al.
		Group Art Unit	
		Examiner Name	
Date Submitted: August 13, 2001 (use as many sheets as necessary)		Attorney Docket Number	035905/0104
Sheet	3	of	3

1000 U.S. PTO
09/927648
08/13/01

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ⁶
	A40	S. KOYAMA: "A Novel Cell Structure for Giga-bit EPROMs and Flash Memories Using Polysilicon Thin Film Transistors," Symposium on VLSI Technology Digest of Technical Papers, 1992, pgs. 44-45, IEEE	
	A41	HONGMEI WANG et al.: "Submicron Super TFTs for 3-D VLSI Applications," IEEE Electron Device Letters, September 2000, pgs. 439-441, Vol. 21, No. 9, IEEE	
	A42	K.W. LEE et al.: "Three Dimensional Shared Memory Fabricated Using Wafer Stacking Technology," 2000, IEEE	
	A43	JOHN R. LINDSEY et al.: "Polysilicon Thin Film Transistor for Three Dimensional Memory," Electrochemical Society Meeting 198th, October 2000, Phoenix, AZ	
	A44	SEIICHI ARITOME: "Advanced Flash Memory Technology and Trends for File Storage Application," IEEE, 2000	
	A45	TOSHIKI YAMANAKA et al.: "Advanced TFT SRAM Cell Technology Using a Phase-Shift Lithography," IEEE Transactions on Electron Devices, July 1995, pgs. 1305-1313, Vol. 42, No. 7, IEEE	
	A46	SUNG-HOI HUR et al.: "A Poly-Si Thin-Film Transistor EEPROM Cell with a Folded Floating Gate," IEEE Transactions on Electron Devices, February 1999, pgs. 436-438, Vol. 46, No. 2, IEEE	
	A47	JUNG-DAL CHOI et al.: "A 0.15 µm NAND Flash Technology with 0.11 µm ² Cell Size for 1 Gbit Flash Memory," IEEE, 2000	
	A48	H. SHIRAI et al.: "A 0.54 µm ² Self-Aligned, HSG Floating Gate Cell (SAHF Cell) for 256Mbit Flash Memories," IEEE, 1995, pgs. 653-656	
	A49	TAKUYA KITAMURA et al.: "A Low Voltage Operating Flash Memory Cell with High Coupling Ratio Using Horned Floating Gate with Fine HSG," IEEE, 1998, pgs. 104-105	
	A50	KEN TAKEUCHI et al.: "A Dual-Page Programming Scheme for High-Speed Multigigabit-Scale NAND Flash Memories," IEEE Journal of Solid-State Circuits, May 2001, pgs. 744-751, Vol. 36, No. 5, IEEE	

Examiner Signature		Date Considered	5/20/03
--------------------	---	-----------------	---------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

APR 01 2003

PTO/SB/08B (08-00)

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

* Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO		Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT		Application Number	09/927,648
Date Submitted: <u>April 1, 2002</u>		Filing Date	08/13/2001
(use as many sheets as necessary)		First Named Inventor	Thomas H. Lee et al.
		Group Art Unit	2818
		Examiner Name	Unassigned
		Attorney Docket Number	035905/0104
Sheet	1	of	1

U.S. PATENT DOCUMENTS						
Examiner Initials*	Cite No. ¹	U.S. Patent Document		Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number	Kind Code ² (if known)			
<i>[Signature]</i>	A163	6,208,545		Leedy	3/27/2001	

RECEIVED
AUG 12 2002
Technology Center 2600

RECEIVED
AUG 12 2002
TECHNOLOGY CENTER

FOREIGN PATENT DOCUMENTS								
Examiner Initials*	Cite No. ¹	Foreign Patent Document			Name of Patentee or Applicant of Cited Documents	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T ⁶
		Office ³	Number ⁴	Kind Code ⁵ (if known)				

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ⁶

Examiner Signature	<i>[Signature]</i>	Date Considered	5/27/03
-----------------------	--------------------	--------------------	---------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

Date Submitted: June 11, 2002

Use as many sheets as necessary)

Complete if Known

Application Number	09/927,648
Filing Date	08/13/2001
First Named Inventor	Thomas H. LEE et al.
Group Art Unit	2818
Examiner Name	Unassigned
Attorney Docket Number	035905-0104

U.S. PATENT DOCUMENTS

Examiner Initials*	Cite No. ¹	U.S. Patent Document		Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number	Kind Code ² (if known)			
<i>W</i>	B1	4,500,905		Shibata		
<i>W</i>	B2	6,185,122		Johnson et al.		
<i>W</i>	B3	3,414,892		McCormack et al.	12/13/1968	
<i>W</i>	B4	3,432,827		Sarno	3/11/1969	
<i>W</i>	B5	4,535,424		Reid		
<i>W</i>	B6	4,630,096		Drye		
<i>W</i>	B7	4,672,577		Hirose		
<i>W</i>	B8	4,710,798		Marcantonio		
<i>W</i>	B9	4,811,082		Jacobs		
<i>W</i>	B10	5,001,539		Inoue et al.		
<i>W</i>	B11	5,089,862		Warner, Jr. et al.		
<i>W</i>	B12	5,160,987		Pricer et al.		
<i>W</i>	B13	5,191,405		Tomita et al.		
<i>W</i>	B14	5,202,754		Bertin et al.		
<i>W</i>	B15	5,266,912		Kledzik		
<i>W</i>	B16	5,283,458		Stokes et al.		
<i>W</i>	B17	5,398,200		Mazure et al.		
<i>W</i>	B18	5,422,435		Takiar et al.		
<i>W</i>	B19	5,426,566		Beilstein, Jr		
<i>W</i>	B20	5,434,745		Shokrgozar et al.		
<i>W</i>	B21	5,453,952		Okudaira		
<i>W</i>	B22	5,455,455		Kurtz et al.		
<i>W</i>	B23	5,468,997		Imai et al.		
<i>W</i>	B24	5,471,090		Deutsch		
<i>W</i>	B25	5,481,133		Hsu		
<i>W</i>	B26	5,495,398		Takiar et al.		
<i>W</i>	B27	5,502,289		Takiar et al.		
<i>W</i>	B28	5,523,622		Harada et al.		
<i>W</i>	B29	5,523,628		Williams et al.		
<i>W</i>	B30	5,552,963		Burns		
<i>W</i>	B31	5,561,622		Bertin et al.		
<i>W</i>	B32	5,581,498		Ludwig et al.		
<i>W</i>	B33	5,585,675		Knopf		
<i>W</i>	B34	5,612,570		Eide et al.		
<i>W</i>	B35	5,654,220		Leedy		
<i>W</i>	B36	5,693,552		Hsu		
<i>W</i>	B37	5,696,031		Wark		
<i>W</i>	B38	5,703,747		Voldman et al.		
<i>W</i>	B39	5,780,925		Cipolla et al.		
<i>W</i>	B40	5,781,031		Bertin et al.		
<i>W</i>	B41	5,801,437		Burns		
<i>W</i>	B42	5,915,167		Leedy		

Examiner Signature

[Signature]

Date Considered

5/27/03

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

Date Submitted: June 11, 2002

(use as many sheets as necessary)

Sheet 2 of 7

Complete if Known

Application Number	09/927,648
Filing Date	08/13/2001
First Named Inventor	Thomas H. LEE et al.
Group Art Unit	2818
Examiner Name	Unassigned
Attorney Docket Number	035905-0104

U.S. PATENT DOCUMENTS

		U.S. Patent Document			
B43	5,969,380			Syyedy	
B44	5,976,953			Zavracky et al.	
B45	5,985,693			Leedy	
B46	6,057,598			Payne et al.	
B47	6,072,234			Camien et al.	
B48	6,087,722			Lee et al.	
B49	6,133,640			Leedy	
B50	6,351,028			Akram	
B51	6,281,042	B1		Ahn et al.	
B52	6,291,858	B1		Ma et al.	
B53	6,307,257	B1		Huang et al.	
B54	6,314,013	B1		Ahn et al.	
B55	6,322,903	B1		Siniaguine et al.	
B56	6,337,521	B1		Masuda	
B57	6,353,265	B1		Michii	
B58	6,355,501	B1		Fung et al.	
B59	6,197,641	B1		Hergenrother et al.	

FOREIGN PATENT DOCUMENTS

Examiner Initials*	Cite No. ¹	Foreign Patent Document			Name of Patentee or Applicant of Cited Documents	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T ⁶
		Office ³	Number ⁴	Kind Code ⁵ (if known)				
	B60	EPO	0 073 486	A2	Toyama et al.	8-26-1982		
	B61	JP	61-222216		Yohehara	10-2-1986		
	B62	WO	94/26083		Carson et al.	11-10-1994		
	B63	EPO	0 516 866	A1	Bayer et al.	12-9-1992		
	B64	EPO	0 644 548	A2	Bertin	9-2-1994		
	B65	EPO	0 800 137	A1	Genduso et al.	3-14-1997		
	B66	EPO	0 606 653	A1	Harward et al.	7-20-1994		
	B67	EPO	0 395 886	A2	Oota et al.	11-7-1990		
	B68	JP	63-52463		Hitachi	3-5-1998		
	B69	JP	6-22352		Toshiba			
	B70	EPO	0 387 834	A2	Wada	9-14-1990		

Examiner Signature

Date Considered

5/27/03

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

Date Submitted: June 11, 2002













Use as many sheets as necessary)

Sheet

of 7

Complete if Known

Application Number	09/927,648
Filing Date	08/13/2001
First Named Inventor	Thomas H. LEE et al.
Group Art Unit	2818
Examiner Name	Unassigned
Attorney Docket Number	035905-0104

Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ⁶
	B71	ABOU-SAMRA S.J.: "3D CMOS SOI for High Performance Computing", Low Power Electronics and Design Proceedings, 1998.	
	B72	YAMAZAKI K.: "4-Layer 3-D IC Technologies for Parallel Signal Processing", International Electron Devices Meeting Technical Digest, December 9-12, 1990, pgs 25.5.1 - 25.5.4.	
	B73	SCHLAEPPI H.P.: "nd Core Memories using Multiple Coincidence", IRE Transactions on Electronic Computers, June 1960, pgs 192 - 196.	
	B74	SCHLAEPPI H.P.: "Session V: Information Storage Techniques", International Solid-State Circuits Conference, February 11, 1960, pgs. 54-55.	
	B75	DE GRAAF C. et al.: "A Novel High-Density, Low-Cost Diode Programmable Read Only Memory," IEDM, beginning at page 189	
	B76	PETER K. NAJI et al.: "A 256kb 3.0V 1T1MTJ Nonvolatile Magnetoresistive RAM," 2001 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, ISSCC 2001/Session 7/Technology Directions: Advanced Technologies/7.6, February 6, 2001, pp. 122-123 (including enlargement of figures, totaling 9 pages), and associated Visual Supplement, pp. 94-95, 4040-405 (enlargements of slides submitted, totaling 25 pages)	
	B77	KIM C. HARDEE et al.: "A Fault-Tolerant 30 ns/375 mW 16K x 1 NMOS Static RAM," IEEE Journal of Solid-State Circuits, October 1981, Vol. SC-16, No. 5, pages 435-443	
	B78	TOSHIO WADA et al.: "A 15-ns 1024-Bit Fully Static MOS RAM," IEEE Journal of Solid-State Circuits, October 1978, Vol. SC-13, No. 5, pages 635-639	
	B79	CAMPERI-GINESTET C.: "Vertical Electrical Interconnection of Compound Semiconductor Thin-Film Devices to Underlying Silicon Circuitry", IEEE Photonics Technology Letters, Vol. 4, No. 9, September 1992, pgs. 1003-1006.	
	B80	AKASAKA YOICHI: Three-dimensional Integrated Circuit: Technology and Application Prospect", Microelectronics Journal, Vol. 20, No.s 1-2, 1989, pgs. 105 - 112.	
	B81	SAKAMOTO KOJI: "Architecture des Circuits a Trois Dimension (Architecture of Three Dimensional Devices)", Bulletin of the Electrotechnical Laboratory, ISSN 0366-9092, Vol. 51, No. 1, 1987, pgs 16 - 29.	
	B82	AKASAKA YOICHI: "Three-dimensional IC Trends", "Proceedings of the IEEE, Vol. 74, No. 12, 1986, Pgs. 1703 - 1714.	

Examiner Signature

Date Considered

5/27/03

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.









¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO		Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT Date Submitted: June 11, 2002 (Use as many sheets as necessary)		Application Number	09/927,648
		Filing Date	08/13/2001
		First Named Inventor	Thomas H. LEE et al.
		Group Art Unit	2818
		Examiner Name	Unassigned
Sheet <u>1</u> of <u>7</u>		Attorney Docket Number	035905-0104

Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ⁶
	B83	CARTER WILLIAM H.: "National Science Foundation (NSF) Forum on Optical Science and Engineering", Proceedings SPIE - The International Society for Optical Engineering, Vol. 2524, July 11 - 12 1995, (Article by N. Joverst titled "Manufacturable Multi-Material Integration Compound Semi-conductor Devices Bonded to Silicon Circuitry").	
	B84	HAYASHI Y.: "A New Three Dimensional IC Fabrication Technology, Stacking Thin Film Dual-CMOS Layers", IEDM, 1991, pgs. 25.6.1 - 25.6.4.	
	B85	REBER M.: "Benefits of Vertically Stacked Integrated Circuits for Sequential Logic", IEEE, 1996, pgs. 121-124.	
	B86	STERN JON M.: "Design and Evaluation of an Epoxy Three-dimensional Multichip Module, IEEE Transactions on Components, Packaging, and Manufacturing Technology - Part B, Vol. 19, No. 1, February 1996, pgs 188-194.	
	B87	BERTIN CLAUDE L.: "Evaluation of a Three-dimensional Memory Cube System", IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. 16, No. 8, December 1993, pgs. 1006 - 1011.	
	B88	WATANABE HIDEHIRO: "Stacked Capacitor Cells for High-density Dynamic RAMs", IEDM, 1988, pgs. 600 - 603.	
	B89	WEB PAGE: "Stacked Memory Modules", IBM Technical Disclosure Bulletin, Vol. 38, No. 5, 1995.	
	B90	THAKUR SHASHIDHAR: "An Optimal Layer Assignment Algorithm for Minimizing Crosstalk for Three VHV Channel Routing", IEDM, 1995, pgs. 207 - 210.	
	B91	TERRIL ROB: "3D Packaging Technology Overview and Mass Memory Applications", IEDM, 1996, pgs. 347 - 355.	
	B92	INOUE Y.: "A Three-Dimensional Static RAM", IEEE Electron Device Letters, Vol. 7, No. 5, May 1986, pgs. 327 - 329.	
	B93	REBER M.: "Benefits of Vertically Stacked Integrated Circuits for Sequential Logic", IEDM, 1996, pgs. 121 - 124.	
	B94	KUROKAWA TAKAKAZU: "3-D VLSI Technology in Japan and an Example: A Syndrome Decoder for Double Error Correction", FGCS - Future, Generation, Computer, Systems", Vol. 4, No. 2, 1988, pgs. 145-155, Amsterdam, The Netherlands.	

Examiner
Signature



Date
Considered

5/27/02

*EXAMINER: Initial if reference considered; whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

Date Submitted: June 11, 2002

JUN 11 2002 (Use as many sheets as necessary)

Sheet of 7

C mplete if Known

Application Number	09/927,648
Filing Date	08/13/2001
First Named Inv ntor	Thomas H. LEE et al.
Group Art Unit	2818
Examiner Name	Unassigned
Attorney Docket Number	035905-0104

B95	MAKINIAK DAVID: "Vertical Integration of Silicon Allows Packaging of Extremely Dense System Memory In Tiny Volumes: Memory-chip Stacks Send Density Skyward", Electronic Design, No. 17, August 22, 1994, pgs. 69-75, Cleveland Ohio.
B96	YAMAZAKI K.: "Fabrication Technologies for Dual 4-KBIT Stacked SRAM", IEDM 16.8., 1986, pgs. 435-438.
B97	PEIN HOWARD: "Performance of the 3-D PENCIL Flash EPROM Cell an Memory Array", IEEE Transactions on Electron Devices, Vol. 42, No. 11, November 1995, pgs. 1982-1991.
B98	Abstract LOMATCH S.: "Multilayered Josephson Junction Logic and Memory Devices", Proceedings of the SPIE-The International Society for Optical Engineering Vol. 2157, pgs. 332-343.
B99	Abstract LU N.C.C.: "Advanced Cell Structures for Dynamic RAMs", IEEE Circuits and Devices Magazine, Vol. 5, No. 1, January 1989, pgs. 27-36.
B100	Abstract SAKAMATO K.: "Architecture of Three Dimensional Devices", Journal: Bulletin of the Electrotechnical Laboratory, Vol. 51, No. 1, 1987, pgs. 16-29.
B101	Abstract "Wide Application of Low-Cost Associative Processing Associative Processing Seen", Electronic Engineering Times, August 26, 1996, pg. 43.
B102	Abstract "Interconnects & Packaging", Electronic Engineering Times, November 27, 1995, pg. 43.
B103	Abstract "Closing in on Gigabit DRAMs", Electronic Engineering Times, November 27, 1995, pg. 35.
B104	Abstract "Module Pact Pairs Cubic Memory with VisionTek", Semiconductor Industry & Business Survey, Vol. 17, No. 15, October 23, 1995.
B105	Abstract "Layers of BST Materials Push Toward 1Gbit DRAM", Electronics Times, October 19, 1995.
B106	Abstract "Technologies Will Pursue Higher DRAM Densities", Electronic News (1991), December 4, 1994, pg. 12.

 Examiner
Signature

 Date
Considered

5/27/03

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

Date Submitted: June 11, 2002

(use as many sheets as necessary)

JUN 11 2002
Sheet

of 7

Complete if Known

Application Number	09/927,648
Filing Date	08/13/2001
First Named Inventor	Thomas H. LEE et al.
Group Art Unit	2818
Examiner Name	Unassigned
Attorney Docket Number	035905-0104

B107	Abstract "Looking Diverse Storage", Electronic Engineering Times, October 31, 1994, pg. 44.
B108	Abstract "Special Report: Memory Market Startups Cubic Memory: 3D Space Savers", Semiconductor Industry & Business Survey, Vol. 16, No. 13, September 12, 1994.
B109	Abstract "Technique Boosts 3D Memory Density", Electronic Engineering Times, August 29, 1994, pg. 16.
B110	Abstract "Memory Packs Poised 3D Use", Electronic Engineering Times, December 7, 1992, pg. 82.
B111	Abstract "MCMs Hit the Road", Electronic Engineering Times, June 15, 1992, pg. 45.
B112	Abstract "IEDM Ponders the 'Gigachip' Era", Electronic Engineering Times, January 20, 1992, pg. 33.
B113	Abstract "Tech Watch: 1-Gbit DRAM in Sight", Electronic World News, December 16, 1991, pg. 20.
B114	Abstract "MCMs Meld into Systems", Electronic Engineering Times, July 22, 1991, pg. 35.
B115	Abstract "Systems EEs See Future in 3D", Electronic Engineering Times, September 24, 1990, pg. 37.
B116	Patent Application, NISHIURA, US 2001/00054759 A1.
B117	Patent Application, FURUSAWA, US 2002/0024146 A1.
B118	Patent Application, FUJIMOTO et al, US 2002/0027275 A1.

**Examiner
Signature**
**Date
Considered**

5/27/02


*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO		Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT		Application Number	09/927,648
		Filing Date	08/13/2001
		First Named Inventor	Thomas H. LEE et al.
		Group Art Unit	2818
		Examiner Name	Unassigned
Date Submitted: June 11, 2002		Attorney Docket Number	035905-0104
(Use as many sheets as necessary)			
Sheet	of	7	



B119	Patent Application, AKRAM, US 2002/0030262 A1.	
B120	Patent Application, AKRAM, US 2002/0030263 A1.	
B121	Patent Application, LEEDY, US 2001/0033030 A1.	
B122	Chan et al. "Three Dimensional CMOS integrated Circuits on Large Grain Polysilicon Films" IEEE, Hong Kong University of Science and Technology 2000 IEEE	

Examiner Signature		Date Considered	5/2+103
--------------------	--	-----------------	---------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ²See attached Kinds of U.S. Patent Documents. ³Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT Date Submitted: 09/20/02 <i>(use as many sheets as necessary)</i>				Complete if Known	
				Application Number	09/927,648
				Filing Date	08/13/2001
				First Named Inventor	Thomas H. Lee et al.
				Group Art Unit	2818
				Examiner Name	B. Kebede
Sheet 1 of 1				Attorney Docket Number	035905-0104

U.S. PATENT DOCUMENTS						
Examiner Initials*	Cite No. ¹	U.S. Patent Document		Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number	Kind Code ² (if known)			
	C1	5,283,468		Kondo et al.	2/1/1994	
	C2	6,110,278		Saxena	8/29/2000	
	C3	RE37,259 E		Ovshinsky	7/3/2001	
	C4	5,973,356		Noble et al.	10/26/1999	
	C7	0055838A1		Walker et al	12/27/2001	

FOREIGN PATENT DOCUMENTS								
Examiner Initials*	Cite No. ¹	Foreign Patent Document			Name of Patentee or Applicant of Cited Documents	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T ⁶
		Office ³	Number ⁴	Kind Code ⁵ (if known)				

OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ⁶
	C5	"3D Chip-On-Chip Stacking," Semiconductor International, December 1991	
	C6	RICHARD W. LAY: "TRW Develops Wireless Multiboard Interconnect System," Electronic Engineering Times, November 5, 1984	

 RECEIVED
 SEP 20 2002
 TECHNOLOGY CENTER 2800

Examiner Signature	Date Considered	5/27/03
--------------------	-----------------	---------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.


Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT Date Submitted: November 11, 2002 <i>(use as many sheets as necessary)</i>				Complete if Known	
				Application Number	09/927,648
				Filing Date	08/13/2001
				First Named Inventor	Thomas H. Lee
				Group Art Unit	2818
				Examiner Name	B. Kebede
Sheet 1 of 1				Attorney Docket Number	035905-0104

O T P E
 NOV 12 2002
 PATENT & TRADEMARK OFFICE

U.S. PATENT DOCUMENTS						
Examiner Initials*	Cite No. ¹	U.S. Patent Document		Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number	Kind Code ² (if known)			

FOREIGN PATENT DOCUMENTS								
Examiner Initials*	Cite No. ¹	Foreign Patent Document			Name of Patentee or Applicant of Cited Documents	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T ⁶
		Office ³	Number ⁴	Kind Code ⁵ (if known)				

OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ⁶
	C8	3D-ROM-A First Practical Step Towards 3D-IC by G. Zhang, Semiconductor International, July 2000	Y

Examiner Signature 	Date Considered	5/25/03
--	-----------------	---------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.